DE1 User Manual
To read a byte of data from a random location, enter the address of the location and click on the
Read button. The rDATA box will display the data read back from the address specified.
The Sequential Write function is used to load a file into the Flash chip as follows:
1. Specify the starting address and the length of data (in bytes) to be written into the Flash
memory. You can click on the File Length checkbox to indicate that you want to load the
entire file.
2. Click on the Write a File to Flash button to activate the writing process.
3. When the Control Panel responds with the standard Windows dialog box asking for the
source file, specify the desired file in the usual manner.
The Sequential Read function is used to read the data stored in the Flash memory and write this data
into a file as follows:
1. Specify the starting address and the length of data (in bytes) to be read from the Flash
memory. You can click on the Entire Flash checkbox to indicate that you want to copy the
entire contents of the Flash memory into a specified file.
2. Click on the Load Flash Content to a File button to activate the reading process.
3. When the Control Panel responds with the standard Windows dialog box asking for the
destination file, specify the desired file in the usual manner.
3.5 Overall Structure of the DE1 Control Panel
The DE1 Control Panel facility communicates with a circuit that is instantiated in the Cyclone II
FPGA. This circuit is specified in Verilog code, which makes it possible for a knowledgeable user
to change the functionality of the Control Panel. The code is located inside the DE1_demonstrations
directory on the DE1 System CD-ROM .
To run the Control Panel, the user must first set it up as explained in Section 3.1. Figure 3.7 depicts
the structure of the Control Panel. Each input/output device is controlled by a controller instantiated
in the FPGA chip. The communication with the PC is done via the USB Blaster link. A Command
Controller circuit interprets the commands received from the PC and performs the appropriate
actions. The SDRAM, SRAM, and Flash Memory controllers have three user-selectable
asynchronous ports in addition to the Host port that provides a link with the Command Controller.
The connection between the VGA DAC Controller and the FPGA memory allows displaying of the
default image shown on the left side of the figure, which is stored in an M4K block in the Cyclone
II chip. The connection between the Audio DAC Controller and a lookup table in the FPGA is used
to produce a test audio signal of 1 kHz.
16
相关PDF资料
P100-001 ADAPTER DB9F TO DB25M 1'
P2041RDB-PA BOARD REFERENCE DESIGN P2041
P25E-060S-EA CONN SOCKET 60POS .050" GOLD
P25E-100S-EA CONN SOCKET 100POS .050" GOLD
P25LE-068S-DA CONN SOCKET 68POS .050" GOLD
P302-06I-R CABLE SPLITTER DB15 M-2F 6"
P302-06I CABLE SPLITTER DB15 M-2F 6"
P402-006-R CABLE SERIAL MODEM DB25F/M 6'
相关代理商/技术参数
P0531961H 制造商:EUDYNA 制造商全称:Eudyna Devices Inc 功能描述:1.9 GHz band Power Amplifier Module
P0531981H 制造商:EUDYNA 制造商全称:Eudyna Devices Inc 功能描述:1.9 GHz band Power Amplifier Module
P0537242 制造商:FCI 功能描述:.112 X 3/4 SCREW
P054-006 功能描述:交流电源线 AC POWER CORD SCHUKO CEE RoHS:否 制造商:Schaffner 地区:North American 插头:NEMA 5-15P 插座:C13 Locking 功率额定值:2500 W 电流额定值:10 A 线规 - 美国线规(AWG):18 电压额定值:250 V 长度:6 ft 屏蔽: 外壳颜色:Black
P054-008 制造商:Tripp Lite 功能描述:8 FT. POWER CORD (IEC-320-C13 TO SCHUKO CEE 7/7) - Bulk
P0544 功能描述:变压器音频和信号 XFMRS SM GATE DRIVE RoHS:否 制造商:Skyworks Solutions, Inc. 频率范围:810 MHz to 960 MHz 初级线圈阻抗: 次级线圈阻抗: 绝缘电压:23 dB 工作温度范围:- 40 C to + 85 C 端接类型:SMD/SMT 尺寸:6 mm L x 4.9 mm W x 1.6 mm H 产品:Splitters and Combiners
P0544NL 功能描述:变压器音频和信号 XFMRS SM GATE DRIVE RoHS:否 制造商:Skyworks Solutions, Inc. 频率范围:810 MHz to 960 MHz 初级线圈阻抗: 次级线圈阻抗: 绝缘电压:23 dB 工作温度范围:- 40 C to + 85 C 端接类型:SMD/SMT 尺寸:6 mm L x 4.9 mm W x 1.6 mm H 产品:Splitters and Combiners
P0544NLT 功能描述:变压器音频和信号 XFMRS SM GATE DRIVE RoHS:否 制造商:Skyworks Solutions, Inc. 频率范围:810 MHz to 960 MHz 初级线圈阻抗: 次级线圈阻抗: 绝缘电压:23 dB 工作温度范围:- 40 C to + 85 C 端接类型:SMD/SMT 尺寸:6 mm L x 4.9 mm W x 1.6 mm H 产品:Splitters and Combiners